


Fig. 2






Fig. 4

510 G4-bit 3-way Mietch with branch Sold states and services and serv
--

F16. 5




Fig. 6A






Fig. 6B









Fig. 8







Fig. 10A

10	1048	1040
WIM word addresses	1045	¥
16; ProgramStart17; LoopStart/End19; ProgramEnd	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺ ; Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺ ; MPY Rei ⁺ ,Rai ⁺ ,F; Aloop 1023,17 Mpy Rei ⁺ ,Rai ⁺ ,F;	• ; •
20; next		1050

	1052	1054	1056	1058		1060 1062	1(1064	1066
L	Clock	Fetch WIM Address	Decode WIM instruction	Execute Gen IM0 Fetch Address Addr	IM0 Addr	IM0 Instruction	IM1 Addr	IM1 Instruction	struction
1068	···	16							
1070-	j+1	17, 18	0Sfetch 26, n, n*;						
1072-	j+2	n	1Mfetch 26, 11, n; Aloop 1023, 17;	26, n, n					
1074-	j+3	u	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺			
1076-	j+4	u	1Mfetch 26, 11, n;	26, 11, n	56	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Re	Mpy Rei ⁺ ,Rai ⁺ ,F
	j+5	п	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Re	Mpy Rei ⁺ ,Rai ⁺ ,F
l	j+6	u	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Re	Mpy Rei ⁺ ,Rai ⁺ ,F
L		• •	••	••		• •	•		
1082-j+1024	+1024	19	0Sfetch n, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Re	Mpy Rei ⁺ ,Rai ⁺ ,F
1084-j+1025	+1025	20	0Nexti a1,a2,a3	n, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Re	Mpy Rei ⁺ ,Rai ⁺ ,F
1086 - j + 1026	+1026	21	•	a1,a2,a3			11	Mpy Re	Mpy Rei ⁺ ,Rai ⁺ ,F
1088-j+1027	+1027	22	•		a1	IM0nexti	a2	IM1	IM1nexti

Fig. 10B



		•
1200	30 🖍 1234	1232 (
	1226 1230	(1220 (1224 (1228 (1232
	1222 12	(1224 (
	12,18	(1220
	1214	(1216 (
		1212

1234		Ę.	밀										ý		5	Ķ)y	2
	٠,	<u>×</u> ×	S										M	•	M	M	M	M
¥	1232	Ex/	Wra Scnd									Mpy	Mpy	• •	Mpy	Mpy	Mpy	Mpy
1230	_	D2/	Fopr								Mpy	Mpy	Mpy		Mpy	Mpy	Mpy	Mpy
	1228	D1/	Fadr							Mpy	Mpy	Mpy	Mpy		Mpy	Mpy	Mpy	Mpy
1226		IMI	Instr						Mpy	Mpy Mpy	Mpy Mpy Mpy	Mpy	Mpy		Mpy	11 Mpy Mpy Mpy Mpy Mpy	11 Mpy Mpy Mpy Mpy Mpy	a2 Nxti' Mpy Mpy Mpy Mpy
	1224	Ex/ Wrr/ IM1 IM1 D1/ D2/ Ex/ Wrr/	Addr Instr Fadr Fopr Wra Scnd Addr Instr Fadr Fopr						11	11	11	Add Add Add Add Add 11 Mpy Mpy Mpy Mpy Mpy	11 Mpy Mpy Mpy Mpy		26 Add Add Add Add Add Add 11 Mpy Mpy Mpy Mpy Mpy	11	11	a2
1222	_	Wrr/	Scnd									Add	Add	•	Add	Add	Add	Add
	1220	Ex/	Wra								Add	Add	Add Add Add Add		Add	Add Add Add Add	Add Add Add Add	Add Add Add
12,18		IMO IMO D1/ D2/	Fopr							Add	Add	Add	Add		Add	Add	Add	Add
_	1216	D1/	Fadr						Add	Add	Add Add Add	Add	Add		Add	Add	Add	
1214	_	IM0	Instr					Add	Add	Add	Add	Add	Add		Add	Add		Nxti
	1212	OWI	Addr					26	26	26	26	26	26	• •		26		al
		Έ -	Addr			26.00	20,11,11	26,11,n	26,11,n	26,11,n	26,11,n	26,11,n	26,11,n		26,11,n	n,11,n	a1,a2,a3	
1210		Decode	WIM instr.		0Sf 26,n,n;	1Mf 26,11,n;	Alp1023,17;	1Mf 26,11,n;	1Mf 26,11,n;		0Sf n,11,n;	Nxi a1,a2,a3	•	•				
		WIM	Addr	16	17	17	1/	17	17	17	17	17	17		19	20	21	22
	,	Clock		ſ	j+1	C+;	7 7	j+3	j+4	j+5	j+6	j+7	j+8		j+1024	j+1025	j+1026	j+1027

 Assumes operand bypassing is used • IM#Addr & IM#Instr = Fetch IM# instruction at IM# address


• D1/Fadr = Decode 1 & Fetch address registers

• D2/Fopr = Decode 2, Fetch operands & generate next operand address

Ex/Wra = Execute & Write back operand addresses

• Wrr/Scnd = Write back results & Set condition registers

Fig. 12



1400-	16-bit Rb	1418	13/12/11/10/98/7/65/43/2010	16-bit Rb	1428	State of the state	Addr Offset	1442 1443		262-52-42-52 120 129 139 139 149 139 124 119 19 19 19 19 19 19 19 19 19 19 19 19	1452	133251180129282726223232282122613131613121111098774832110 32-bit Immediate	1464
7.6.5.4.13.12.11	16		17161514131211	1			Rb VOI RbAddr	1441		1716 1311411412411		17hdish4h3h2h1 mediate	
	16-bit Ra	1416	#11811911 <u> </u>	16-bit Ra	1426		8-bit Ra Offset	8 1439		s 24232201201191181 16-bit Ra		4 2322 1201918117116151 32-bit Immediate	4A
7 <u>2</u> 82			32[33] 34[24[25]25]25]25	10			Ra VOI RaAddr	1437 1438		16.52 31 330 23 23 24 27 26 25 3		1 30 23 24 27 25 11	Fig 14A
स्त्रीता है। इस्तेया है।	-	1420	73933433	Rt	24		B-bit Rt Offset	1435	ľ	37363534		37 34 35 34	
100 PM	16-bit Rt	1414	ng Vector Address	16-bit Rt	1424		VOI REAddr	1433 1434		544434241 4053938 16-bit Rt		44342	1462
11 SO (19 40) PT 446458	3-bit M Dtype //	1406 1408 1412	Atter Aate Ra Abter Doad Starting Vect	7-bit XFN1 V reserved Va=4-bit M Opcode =0 reserved AddrReg =1	1422 1423	V(Rb))1430	S SSS (SSS (SSS SS) SS (SSS SS S	14	diate 3 450	56 ccs ccs cs cs 55 so 45 ds 47 dc 45 d4 d4 d2 d2 d5	diate) 460	Comparison of the	
1402 Rt←Fn(Ra, Rb) © on longer startes lest sets lest	7-bit XFN1 V 4-bit 3-bit M Opcode 70 CondEx Dtype /	1406 140	a←Ra, Ab←l sris6 ss is4 is3 is	1 V reserved		Ra),	S 28		a, 16bit Immediate $\frac{1450}{7}$	1 V 4-bit 1 V CondEx	Rt←Fn(Rt, 32bit Immediate)	8756 88 84 83 82 11 V 4-bit =0 CondEx	
Rt←Fn(R	7-bit XFN Opcode	1404	At ←Rt, A	7-bit XFN Opcode		V(Rt)←Fn	63 62 61 60 59 59 57 7-bit XFN1 Opcode		Rt←Fn(Ra,	63 62 60 59 58 57 7-bit XFN1 Opcode	Rt←Fn(R	53 C2 61 60 59 58 7-bit XFNI Opcode	Sundana de la composição de la composiçã

7 6 84 32 11 0 CC 6-bit Rb	$\{\frac{2}{5}, \frac{2}{5}, $	87765430110	8-bit Immediate	1481	M7654432110	6-bit Opcode 6-bit Rt a 1 Dtype 16-bit Immediate	1485
S14 1312 11 1058 M 6-bit Ra		4 1312 11 10 9	M 6-bit Ra		14 13 12 11 10 9	it 16-bit Immediate	
0 19 18 17 16 15 14 MC 3-bit M	a 1 Dtype b 1473 1474 1475	1480	MC 3-bit M a 1 Dtype b	1482) 1484 19 18 17 16 115	M C 2-bit a 1 Dtype	1486 1487
25 <u>24 23 22 21 20</u> 6-hit Rt	4	oit Immediate). 25 24 23 22 21 20	6-bit Rt		bit Immediate 25 24231221120	6-bit Rt	
S1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6-bit Oncode 6-bit Rt MC 3-bit M 6-bit Ra C	1471	$Rt \leftarrow Fn(Ra, 8-bit Immediate)$ 1480	6-bit Opcode		Rt←Fn(Rt, 16-bit Immediate) 31[30292827[26[25]24[23[22]21]20	6-bit Opcode	

Fig. 14B

1492 1493
1491
1490 1491

ate Value)	2-bit Rb	1496
b, 8Si) (8Si=8-bit Immediate 10 9 8 7 6 5 4 3 2	8-bit Immediate	1495
Rt(Fn0(Rb)) ←Fn2(Rb, 8Si) (8Si=8-bit Immediate Value)	6-bit Opcode 8-bit Immediate 2-bit Rb	
494		

		4-bit Rb	
	987654	6-bit Opcode , Extension	1498
97 Rt(Fn0(Rb)) ←Fn3(Rb)	15 14 13 12 11 10 9 8 7 6 5 4	6-bit Opcode 6-bit Opcode 4-bit Rb	
149			

Fig. 14C





Fig. 15A






Fig. 15B




Fig. 15C

	Data 128b 128b Data memPE0100PE0101mem	Data 128b 128b Data memPE0110PE0111mem	128 128 AVLI Dual IM0/1/2	Quad128bPE	Dual 256bPE 512b PE01nn	1597	Address Buses		Dual 256bPE	Quad128bPE	128 128 AVLI Dual IM0/1/2	Data 128b 128b Data memPE1100PE1101mem	Data 128b 128b Data memPE1110PE1111mem
1594	Data 128b 128b Data mem PE0000PE0001 mem	Data 128b 128b Data memPE0010PE0011 mem	128 128 AVLI Dual IM0/1/2	Quad128bPE	1505 512b PE00nn		WIM WinF	1596	Dual 256bPE	Quad128bPE	128 128 AVLI Dual IM0/1/2	Data 128b 128b Data memPE1000PE1001 mem	Data 128b 128b Data memPE1010PE1011 mem

Fig. 15D